

Fig. 1




Fig. 2




Fig. 3

Module Type	Process Time	Overhead Time	Process + Overhead
VP	52	10	62
VPC	60	5	65
CT	46	10	56
SB	60	7	67
SBC	45	5	50
PEB	60	5	65
PEBC	45	5	50
DEV	100	10	110
HB	25	10	35
HBC	22	10	32
EXPOSURE	10	15	25
OEBC	20	5	25
TARC	60	10	70
BARC	60	6	66
More?			

Transport Type	Transport Time
CES	6
Captive-1	6
Captive-2	6
SI	6
IBTA	5
More?	

LOAD-LOCK = CASSETTE

System throughput, (WPH) →		80		504		506		508	
System takt time (sec/wafer) →		80		45					
Process Step	Module type	Process + Overhead Time	Transport Time	Module Takt Time	Number of Modules Required	Funda-mental Period			
0	CASSETTE	0	6	0					
1	CES								
	VP	62	5	74	2	20.00			
2	IBTA								
	VPC	65	6	75	2	38.00			
	C-1								
3	CT	56	6	68	2	38.50			
	C-1								
4	SB	67	5	79	2	38.50			
	IBTA								
5	SBC	50	5	60	2	20.00			
	C-1								
6	EXPOSURE	25	6	35	1	28.00			
	S1								
7	PEB	65	5	77	2	34.25			
	IBTA								
8	PEBC	50	6	60	2	37.50			
	C-1								
9	DEV	110	6	122	3	35.00			
	C-1								
10	HB	35	6	47	2	35.00			
	C-1								
11	HBC	32	6	44	1	37.50			
	CES								
12	CASSETTE	0	0	12	1	32.50			
13	Vacant	0	0						
14	Vacant	0	0						
15	Vacant	0	0						
16	Vacant	0	0						
17	Vacant	0	0						
18	Vacant	0	0						
502						22	38.5		
500							45		
							45		





Fig. 6



Process Step (1)	Module type (2)	8 As-is (3)	80 Target (4)	80+0 Gap (5)	9 Clue (6)	Actual Clue (6)
0	CASSETTE	0.000	0.000	0.000	0.000	0.000
1	VP	0.511	0.511	0.000	0.000	0.000
2	VPC	0.067	0.067	0.000	0.000	0.000
3	CT	0.444	0.444	0.000	0.000	0.000
4	SB	0.067	0.067	0.000	0.000	0.000
5	SBC	0.289	0.289	0.000	0.000	0.000
6	EXPOSURE	0.956	0.956	0.000	0.000	0.000
7	PEB	0.533	0.533	0.000	0.000	0.000
8	PEBC	0.756	0.756	0.000	0.000	0.000
9	DEV	0.333	0.333	0.267	0.267	12.000
10	HB	0.244	0.244	0.678	0.411	18.490
11	HBC	0.069	0.069	0.000	0.322	14.510
12	CASSETTE	0.222	0.222	0.000	0.000	0.000
13	Vacant	0.000	0.000	0.000	0.000	0.000
14	Vacant	0.000	0.000	0.000	0.000	0.000

802 ↑
804 ↑
806 ↑

809 ↑
808 ↑
800 ↑
810 812 ↑





Table 2 Matrix relating gaps to queues. See Eq (3) of text

Table 3 Modified matrix to imposed constraints $q_i = 1-3, 4, 7$ See Eq (4) of text.

Table 4 Inverse of "constraint" matrix



902



A typical recipe 900



Same process steps but with different process times and/or temperature



Different process steps, times and/or temperature

- Color legend:
- Process critical, no delay allowed
 - Process critical, some delay allowed
 - Process not critical, delay allowed
 - Wafer transport

Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14